Abstract-A phase-locked loop (PLL) is a closed-loop feedback control system, which synchronizes its output signal in frequency as well as in phase with an input signal. The phase detector, the loop filter, and the voltage controlled oscillator are the key parts of almost all PLLs. Within the areas of power electronics and power systems, which are focused on in this paper, the PLLs typically employ a proportional-integral controller as the loop filter, resulting in a type-2 control system (a control system of type-N has N poles at the origin in its open-loop transfer function). Recently, some attempts have been made to design type-3 PLLs, either by employing a specific second-order controller as the loop filter, or by implementing two parallel tracking paths for the PLL. For this type of PLLs, however, the advantages and limitations are not clear at all, as the results reported in different literature are contradictory, and there is no detailed knowledge about their stability and dynamic characteristics. In this paper, different approaches to realize a type-3 PLL are examined first. Then, a detailed study of dynamics and analysis of stability, followed by comprehensive parameters design guidelines for a typical type-3 PLL are presented. Finally, to get insight into the advantages/limitations of this type of PLLs, the performance of a well-tuned type-3 PLL is compared with a conventional synchronous reference frame PLL (which is a type-2 PLL) through extensive experimental results and some theoretical discussions.
I. INTRODUCTION
P HASE-LOCKED loops (PLLs) are widely used in different applications within the areas of power electronics and power systems, particularly for synchronization and control purposes in distributed generation (DG) systems, custom power equipment, flexible ac transmission systems, uninterruptible power supplies, HVDC transmission systems, etc. [1] - [6] . The PLLs have also found widespread applications in synchronized phasor measurement units, power quality instruments, sensorless control of ac machines, and estimation of harmonics, interharmonics, sequence components, and peak values [7] - [9] . Generally speaking, a PLL is a closed-loop feedback control system that synchronizes its output signal in frequency as well as in phase with an input signal. Three building blocks are common to most PLL designs: 1) a phase detector (PD); 2) a loop filter (LF); and 3) a voltage controlled oscillator (VCO). Fig. 1 shows the block diagram description of a typical PLL.
Within the areas of power electronics and power systems, which are focused on in this paper, the PLLs typically employ a proportional-integral (PI) controller as the LF, resulting in a type-2 control system [10] . Notice that a control system of type-N has N poles at the origin in its open-loop transfer function. There are a large number of publications that cover the study of dynamics and properties of these PLLs, among which [11] - [13] are the most recent ones.
Recently, some attempts have been made to design the type-3 PLLs for different areas of application, like synchrophasor measurement units, grid connected power converters, speed motor control systems, etc. [7] , [14] , [16] - [20] . As reviewed in Section II, these approaches can be broadly classified into two categories as single-loop methods, in which the PLL has a single tracking loop and uses a second-order transfer function, with a double pole at the origin and a pair of zeros, as LF, and the dual-loop methods, in which the PLL uses two parallel tracking paths. For this type of PLLs, however, the advantages and limitations are not clear at all, as the reported results are contradictory, and there is no detailed information about their stability and dynamic characteristics.
In this paper, different approaches to realize a type-3 PLL are examined first. Then, based on its small-signal model, a detailed study of dynamics and stability of a typical type-3 PLL is performed, and comprehensive design guidelines are proposed. Finally, through extensive experimental results and some theoretical discussions, the performance of well-tuned type-3 PLL is compared with a conventional synchronous reference frame PLL (SRF-PLL), which is a typical type-2 PLL.
II. DIFFERENT APPROACHES TO REALIZE A TYPE-3 PLL
In this section, different approaches to realize a type-3 PLL are investigated. In each case, the general structure 0885-8993/$31.00 © 2013 IEEE is presented, and its advantages and limitations are briefly discussed. Fig. 2(a) illustrates the basic scheme of a conventional SRF-PLL, in which LF(s) is the LF transfer function. Supposing that, the three-phase input voltages are balanced and undistorted, the small-signal model of the SRF-PLL can be obtained as shown in Fig. 2(b) , where θ andθ are the input and estimated angles, respectively, θ e is the phase-angle error, and V is the input voltage amplitude [10] . It is shown in [10] and [12] The key feature of a type-3 PLL is its ability to track a frequency ramp input with zero steady-state phase error [21] . So, to realized a type-3 PLL, LF(s) should be designed such that, for θ(s) = Δω/s 3 , where Δω is the frequency ramp rate in rad/s 2 , we obtain lim t→∞ θ e (t) = 0.
From Fig. 2(b) , the phase-error Laplace transform in response to a frequency ramp input is
Applying the final value theorem to (1) 
For θ e,ss to be zero, it is required that LF have a transfer function as LF(s) = n(s)/s 2 , n(0) = 0, where n(s) is a polynomial of order smaller than or equal to 2. Based on this, the open-loop transfer function can be obtained, from Fig. 2(b) , as
From (3), it is obvious that the asymptotic plot of G ol (s) has a phase of −270
• at zero frequency and a slope of −60 dB/dec at low frequency. Therefore, to stabilize the system, the LF must have a pair of zeros, preferably before the gain-crossover frequency ω c . Notice that presence of two zeros before ω c break the asymptotic slope to −20 dB/dec and push the phase up 180
• of negative phase and, consequently, stabilize the system. So, to realize a type-3 PLL, the LF transfer function should be of the 
where c n 0 , c n 1 , and c n 2 are nonzero positive constants. Based on Fig. 2(b) , and considering the LF transfer function as that given in (4), the characteristic polynomial of the type-3 SRF-PLL can be obtained as
Applying the Routh-Hurwitz stability criterion to (5) yields
which means, to ensure the stability, the input voltage amplitude should be greater than c n 0 /(c n 1 c n 2 ). So, the possibility of instability under severe voltage sags or faults is a serious drawback associated with the type-3 SRF-PLL. To the best of the authors' knowledge, Shinnaka [14] , for the first time, proposed a type-3 PLL for power grid applications. This PLL, referred to as the robust-PLL (here, called RPLL), is shown in Fig. 3 , in which the LF transfer function is the same as that given in (4) . To further improve the filtering capability of this PLL, two first-order low-pass filters (LPFs) are also included within the control loop. As discussed briefly before, and will be covered with more details in the following sections, an LF of form of (4) in and of itself may cause stability problems. Therefore, including additional LPF(s) in the control loop of a type-3 PLL (which causes extra phase roll off) may not be a good idea, unless its (their) cutoff frequency is (are) far above the gain-crossover frequency of the PLL. The experimental results presented in [14] show that the RPLL transient response is highly oscillatory, which implies it suffers from very limited stability margins.
In [7] , Karimi-Ghartemani has suggested a type-3 version of his well-known PLL, i.e., the enhanced PLL (EPLL), for the computation of synchrophasors. The basic scheme of this PLL, here called the type-3 EPLL, is shown in Fig. 4 . It can be observed that the type-3 EPLL as well uses the same LF as that given in (4) . The results presented in [7] show that this PLL can be useful in the computation of synchrophasors. A different approach to realize a type-3 PLL is that proposed by Kamata et al. [15] . A simple block diagram description of this approach, referred to as the dual-loop type-3 PLL, designed for the wireless communications, is shown in Fig. 5 (see [15, Fig.  1 ] for the original form). As shown, the PLL has two tracking loops, each of which has its own LF and VCO. The LF in the second loop is a simple gain, and its output is directly added to the output of the LF (here PI controller) of the first loop. The open-loop transfer function of this PLL is
An adaptation of the dual-loop type-3 PLL for grid connected applications has been proposed by Indu Rani et al. [16] . Fig. 6 (a) illustrates the basic scheme of this PLL, which is referred to as the feedforward frequency PLL (FPLL). The FPLL, similar to its counterpart, includes two loops: a conventional SRF-PLL, which constitutes the main loop, and a frequency feedforward 
(8) From (8) , it can be observed that any decrease in the input voltage amplitude V changes both open-loop gain and zeros. Fortunately, these changes act against each other from the stability point of view. As a consequence, a dual-loop type-3 PLL, contrary to a single-loop one, can remain stable at low loop gains. This conclusion can also be verified by applying the RouthHurwitz stability criterion to the characteristic polynomial of the FPLL
which yields the stability conditions as
Regarding the FPLL performance, there are two further issues that need to be addressed: 1) The FPLL employs a differentiator in the feedforward loop, which may degrade its performance under noisy grid conditions. 2) For c n 0 = k i ω p , c n 1 = k i + k p ω p and c n 2 = k p + ω p /V , the type-3 SRF-PLL and the FPLL have the same closed-loop transfer functions, and as a result, the same dynamics.
Another type-3 PLL for grid applications is that proposed by Liccardo et al. [17] . Fig. 7 illustrates the basic scheme of this PLL, which is referred to as the feedforward qPLL (FFqPLL). The FFqPLL, similar to other dual-loop type-3 PLLs, includes two loops: a qPLL which constitutes the main loop, and a feedforward loop. So, stability at low loop gains (which is a characteristic of the dual-loop type-3 PLLs) is the characteristic of this PLL. The FFqPLL also has a more noise immunity than the FPLL, as it does not use the differentiator in the feedforward loop.
Application of dual-loop type-3 PLLs for the motor speed control purposes has been suggested in [18] - [20] . The experimental results presented in those articles show that, with some modifications, the dual-loop type-3 PLL shown in Fig. 5 can be desirable in the speed control of electric motors, particularly when the motor speed reference changes linearly with time.
III. DYNAMICS ASSESSMENT, STABILITY ANALYSIS, AND DESIGN GUIDELINES
The aim of this section is threefold: study of dynamics, stability analysis, and parameters design guidelines for a typical type-3 PLL. A type-3 SRF-PLL, shown in Fig. 8 , is considered for this study. Before starting the study, the PLL small-signal model under unbalanced and harmonically distorted grid conditions is derived.
A. Small-Signal Modeling
The three-phase input voltages of the PLL are assumed to be unbalanced and harmonically distorted, expressed in (10) 
By applying the Clarke (abc-to-αβ) transformation, and subsequently, the Park (αβ-to-dq) transformation to the three-phase input voltages, the LF input signal (i.e., v q ) can be obtained as Under a quasi-locked state, i.e., whenθ (11) can be approximated by
. (12) Based on (12), the small-signal model of the type-3 SRF-PLL can be obtained, as shown in Fig. 9 , where D(s) is the Laplace transform of the disturbance terms in (12) .
B. Stability Margin
From Fig. 9 , the open-loop transfer function can be obtained as
For the sake of simplicity in the analysis, let us rewrite the transfer function (13) as
where
. From (14) , the PLL phase margin can be determined as
where ω c is the crossover frequency, and is determined by
It is shown in Appendix B that the coincident zeros (i.e., ω z 1 = ω z 2 ) can provide a higher stability margin than the spread zeros for the type-3 PLL. The coincident zeros also has been suggested as a optimal choice in [22] . Therefore, considering ω z 1 = ω z 2 = ω z , (14), (15) , and (16) are rewritten as Based on (18) and (19), and after some simple mathematical manipulations, we can obtain
Notice that (20) and (21) determine the LF parameters (i.e., k, and ω z ) based on ω c and PM. Therefore, by selecting appropriate values for ω c and PM, all PLL parameters will be determined. Based on (20) and (21), and the open-loop transfer function of (17), the PLL gain margin can be obtained as
An interesting observation from (22) is that the GM only depends on the PM. Fig. 10 illustrates GM as a function of PM. As shown, the GM is negative, which means, the PLL may become unstable, if the loop gain decreases too much. Such systems are said to be conditionally stable. This behavior is in contrast to the performance of the type-2 PLLs, which are unconditionally stable [21] . According to Fig. 9 , the amplitude of the fundamental frequency positive sequence componentV + 1 appears as a gain in the forward path of the PLL small-signal model. So, the possibility of instability under severe voltage sags or faults is a serious drawback associated with a type-3 SRF-PLL. The possible solutions to this problem will be discussed in detail in Section III-E.
C. Transient Response
Substituting (20) and (21) into (17) , and performing some mathematical manipulations, the open-loop transfer function (17) can be rewritten as
c . Based on Fig. 9 and using (23) , the error transfer function can be obtained as 
respectively. Applying the final value theorem to (25) yields which confirms the zero steady-state phase error, after a phase step, a frequency step, as well as a frequency ramp. Table I provides a comparison between the type-2 and type-3 SRFPLLs in terms of the steady-state phase error for different types of inputs. For a given value of PM, a higher ω c results in a faster dynamic response after line disturbances such as a phase jump, a frequency step, a frequency ramp, etc. Thus, in the sequel, just the effect of PM on the dynamic performance of the PLL is studied. A PM within the range of 30
• -60
• is considered in this study, since it is the recommended range for the stability [21] . Fig. 11(a) -(c) illustrates the PLL transient response to a phase step, a frequency step, and a frequency ramp input, respectively, for different values of PM. As can be seen, a low value for PM makes the PLL transient response oscillatory, while a high value makes it too damped. To further support this conclusion, the closed-loop Bode magnitude plots of the PLL for different values of PM are illustrated in Fig. 12 . As expected, the lower the PM value, the larger the magnitude of the resonant peak and, therefore, the more oscillatory the PLL transient response is. Thus, to achieve a satisfactory transient response a PM within the range of 40
• -50
• is recommended in this paper. It is shown in Appendix C that, for a given value of ω c , a PM of about 47
• results in the minimum settling time (2% criterion) in response to a phase jump. Therefore, in this study, the phase margin is selected equal to 47
• . Substituting PM = 47
• into (22) yields GM = −12.86 dB, which means that the PLL remains stable under voltage sags up to [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] (GM /20) ≈ 0.77 p.u.
D. Disturbance Rejection
From (12), it is observed that the fundamental negative sequence component in the input voltage appears as a disturbance input to the PLL linearized model, pulsating at twice the input voltage fundamental frequency. In the same way, the input voltage harmonics, which dominantly are nontriplen odd harmonics (i.e., 5th, 7th, 11th, 13th, etc.), are sensed by the linearized model as even harmonic components (i.e., 6th, 12th, etc.). Thus, the disturbance input to the PLL linearized model (i.e., D(s)) can be considered as D(s) = L [f (2ω, 6ω, 12ω, . . .)], where L denotes the Laplace operator.
From Fig. 9 , the disturbance transfer function, relatingθ
By substituting (23) into (27), the disturbance transfer function G d can be rewritten as
Fig . 13 illustrates the Bode magnitude plots of the disturbance transfer function of (28) (solid lines) and the open-loop transfer function of (23) (dashed lines) for the selected value of PM (i.e., PM = 47
• ) and three different values of ω c . As it can be observed, for a given value of ω c , the open-loop and disturbance transfer functions have well-matched amplitudes at disturbance frequencies. Therefore, instead of using the disturbance transfer 
Based on (29), the crossover frequency ω c can be simply determined by selecting an appropriate value for atten ω d . Fig. 15 illustrates ω c as a function of atten ω d . Obviously, providing a high attenuation requires a small ω c , which degrades the PLL dynamic response. So, there is a tradeoff between the speed of response and disturbance rejection capability. To deal with this problem, we recommend to select ω c according to the minimum requirements of the disturbance rejection capability, which itself depends on the degree of grid voltage unbalance and distortion. 
Notice that, to calculate the LF parameters, V + 1 was assumed to be unity.
E. Low Voltage and Interruption Ride Through
In recent years, with ever increasing use of power-converterbased DG systems in the utility grid, and consequently their increasing influence on the grid stability, the low-voltage ridethrough (LVRT) capability (i.e., the ability to remain connected to the grid in the presence of severe voltage sags or faults) has become an issue of great importance. Therefore, it can be concluded that the LVRT capability is also a requirement of high importance for the PLLs, since they play an important role in the control of almost all grid-interfaced DG systems.
It was discussed in Section III-C that the designed parameters for the type-3 SRF-PLL leads to a GM = −12.86 dB. It means that the PLL remains stable under voltage sags up to 1-10 GM/20 ≈ 0.77 p.u.; however, under more severe voltage sags, the PLL may become unstable. This conclusion can be verified graphically by the root locus of the PLL system with the amplitude V + 1 as the variable parameter (see Fig. 16 ). Notice that the closed-loop poles enter to the right half-plane for V + 1 < 0.23 p.u.
In order to overcome this limitation, one can simply select a higher value for PM, and in this way, obtain a more negative value for GM (see Fig. 10 ). For example, selecting a PM equal to 68
• yields a GM around −20 dB, which guarantees the PLL stability under voltage sags up to 0.9 p.u. However, as discussed before, selecting such a high value for PM slows down the PLL dynamic response. Another approach is to use an inloop/preloop amplitude normalization system (ANS) to prevent the loop gain fall into the unstable region in the presence of severe voltage sags. For example, Fig. 17 illustrates the PLL phase-error response to a voltage sag of 0.9 p.u. associated with a phase-angle jump of 60
• . As shown, when the ANS is used, the PLL remains stable. Another possible approach is to use the dual-loop structures to implement the type-3 PLL, but at the cost of more complexity.
In the case of line outages, or when the grid faults reduce the input voltage amplitude to almost zero, the type-3 SRF-PLL would be unstable. Therefore, to provide the interruption ridethrough capability as well for the type-3 SRF-PLL, the structure shown in Fig. 18 is recommended [1] , [23] , in which the input voltage is monitored by an amplitude monitoring algorithm. Once an interruption is detected, the LF is disconnected from the PD so that the output signal of the PLL remains on its nominal condition.
IV. EVALUATION RESULTS
In this section, the performance of the designed type-3 PLL is evaluated through experiments based on a TMS320F28335 DSP from Texas Instruments. Throughout the experiments, the nominal frequency is set to 2π50 rad/s, and the sampling frequency is fixed to 10 kHz.
In experimental verifications, the three-phase input signals are generated internally in DSP. They are then fed to the external digital-to-analog converter via the serial peripheral interfaces to generate the analog test signals. These signals are acquired by the DSP to perform the PLL algorithm (see Fig. 19 ). In addition to offering high flexibility in experiments, this approach provides internal information (such as the instantaneous funda- mental phase angle) which simplifies the model validation and the performance evaluation [1] , [24] .
To provide a means of comparison, a conventional SRF-PLL (which is a type-2 system) is also implemented. In this PLL, the LF parameters (i.e., k p and k i ) are designed such that a damping ratio of 0.7, and a same bandwidth as that of the designed type-3 • simultaneously. A simple ANS is used for both PLLs in this test scenario. It can be seen that the type-2 SRF-PLL yields a more damped transient response than the type-3 SRF-PLL. The 2% settling time (i.e., the time after which the phase error reaches and remains within a 0.8
• neighborhood of zero) is about 62 and 95 ms for the type-2 and type-3 SRF-PLLs, respectively. These results can also be justified theoretically, through the closed-loop Bode plots of Fig. 20(b) . As shown, the type-3 SRF-PLL has a higher resonant peak than the type-2 one, which justifies its more oscillatory transient response.
B. Frequency
Step Fig. 22 illustrates the experimental results, when the grid voltage undergoes a frequency step change of +5 Hz. Again, the type-2 SRF-PLL yields a more damped transient response with a shorter settling time. The 2% settling time (i.e., the time after which the estimated frequency reaches and remains within 0.1 Hz of its final value) is about 60 ms for the type-2 SRF-PLL, while it is about 93 ms for the type-3 SRF-PLL. This result can be theoretically justified with the same reason as mentioned in the previous test. 
C. Unbalanced and Distorted Grid Condition
. It is observed that the type-3 SRF-PLL exhibits a bit better performance than the type-2 SRF-PLL. These results can also be verified theoretically, through the closed loop Bode plots of Fig. 20(b) . It can be observed that the type-3 SRF-PLL provides a bit higher attenuation at disturbance frequencies. Fig. 24 illustrates the experimental results, when the grid voltage frequency changes linearly with time at a rate of Δω = 2π30 rad/s 2 . It is observed that, during the frequency ramping interval, the type-3 SRF-PLL yields a zero steady-state phase error, while the type-2 SRF-PLL has a tracking error of about 1.6
D. Frequency Ramp
• . These results are consistent with those predicted theoretically, i.e., θ e,ss = Δω/k i = 1.627
• and θ e,ss = 0 for the type-2 and type-3 SRF-PLLs, respectively. 
E. Sinusoidal Frequency Variation
The peak-to-peak phase error is about 3.9
• for the type-3 SRF-PLL, while it is about 8.1
• for the type-2 SRF-PLL. The obtained results along with some information about the PLLs stability margins are summarized in Table II .
V. CONCLUSION
The contradictory results, reported in some recent literature, about properties of type-3 PLLs, and also a lack of deep knowledge about the stability and dynamic characteristics of these PLLs, were the main motivations to perform this study. The study was started with an overview of different approaches that have been proposed to realize a type-3. It was shown that these approaches can be broadly classified into two categories: the single-loop and the dual-loop methods. For each category, the available structures were shown, and their advantages and limitations were briefly discussed.
Considering a type-3 SRF-PLL as the case study, a detailed study of dynamics and stability analysis were performed, and comprehensive design guidelines were proposed. The welltuned type-3 SRF-PLL was then compared with a conventional SRF-PLL, through extensive experiments. The results indicate that, in the case of the frequency and phase-angle jumps, the type-2 SRF-PLL provides better performance in terms of the settling time and the overshoot than the type-3 one. On the contrary, in the case of the frequency ramp or cyclic frequency variations, the type-3 SRF-PLL provides better performance. Both PLLs have almost the same disturbance rejection capability. Based on these results, it can be concluded that a type-3 PLL can be attractive just in applications, where the frequency varies continuously over time and the presence of distortions and noises in the measured signals limits the PLL bandwidth. where V, ω, and φ are the input voltages amplitude, angular frequency, and phase angle, respectively. Based on Fig. 6(a) , the feedforward loop output signal ω f can be expressed in the Laplace domain as
where L is the Laplace operator, and Based on (A-4) and the small-signal model of the conventional SRF-PLL shown in Fig. 2(b) , the small-signal model of the FPLL can be obtained as shown in Fig. 6(b) . • . It is observed that, for all values of ω c , the minimum settling time happens around PM = 47
• . Therefore, from the settling time point of view, a PM = 47
• is optimal. Notice that using different settling time criteria will give different results. For example, the minimum settling time happens around PM = 40
• for the 5% criterion, while it happens around PM = 50
• for the 1% criterion.
